

Attorney Docket No. 053168-5003-01

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled INTEGRATED OPTICAL/ELECTRONIC CIRCUITS AND ASSOCIATED METHODS OF SIMULTANEOUS GENERATION THEREOF, the specification of which:

\_\_\_\_\_ is attached hereto.

X was filed on November 10, 2001 as Application Serial No 09/991,542 and was amended on \_\_\_\_\_ (if applicable).

PCT Application Entering National Phase

\_\_\_\_\_ was filed on \_\_\_\_\_ as PCT International Application No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §§ 119(a)-(d) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

<u>Prior Foreign Application(s)</u>	<u>Priority Claimed</u>
-------------------------------------	-------------------------

_____	_____	_____	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)		

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below.

_____	_____
(Application Number)	(Filing Date)

_____	_____
(Application Number)	(Filing Date)

Attorney Docket No. 053168-5003-01

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of this application.

09/859,693 May 17, 2001 Pending  
(Application Serial No.) (Filing Date) (Status - patented, pending, abandoned)

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Daniel H. Golub (Reg. No. 33,701) and Glenn B. Foster (Reg. No. 32,676)

Address all telephone calls to Daniel H. Golub at telephone number 215.963.5055.

Address all correspondence to Daniel H. Golub  
Morgan, Lewis & Bockius LLP  
1701 Market Street  
Philadelphia, PA 19103-2921

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Signature



Date 1/18/02

Full Name of sole or first inventor  
Residence:

Shrenik Deliwala  
5913 Ricky Ridge Trail

Orefield, PA 18069

Post Office Address:  
Citizenship:

Same  
India

ATTORNEY DOCKET NO. 053168-5003-01

PATENT

Applicant or Patentee: Shrenik Deliwala

Application or Patent No.: 09/991,542

For: INTEGRATED OPTICAL/ELECTRONIC CIRCUITS AND ASSOCIATED METHODS OF  
SIMULTANEOUS GENERATION THEREOF

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY  
STATUS (37 C.F.R. §§ 1.9(f) and 1.27(c)) – SMALL BUSINESS CONCERN**

I hereby declare that I am

- the owner of the small business concern identified below:
- an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN Optronx, Inc.

ADDRESS OF CONCERN 7450 Tilghman Street, Suite 105  
Allentown, PA 18106

I hereby declare that the above-identified small business concern qualifies as a small business concern, as defined in 13 C.F.R. §§ 121.3-18, and reproduced in 37 C.F.R. § 1.9(d), for purposes of paying reduced fees under Sections 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties control or have the power to control both.

I hereby declare that rights under contract or law have been conveyed to, and remain with, the small business concern identified above, with regard to the invention entitled

INTEGRATED OPTICAL/ELECTRONIC CIRCUITS AND ASSOCIATED METHODS OF  
SIMULTANEOUS GENERATION THEREOF

by inventor(s) Shrenik Deliwala

described in

- the specification attached hereto.
- application no. 09/991,542, filed November 10, 2001.
- patent no. \_\_\_\_\_, issued \_\_\_\_\_.

If the rights held by the above-identified small business concern are not exclusive, each individual, concern or organization having rights in the invention is listed below and no rights to the invention are held by any person, other than the inventor who would not qualify as an independent inventor under 37 C.F.R. § 1.9(c), if that person made the invention, or by any concern which would not qualify as a small business concern under 37 C.F.R. § 1.9(d) or a nonprofit organization under 37 C.F.R. § 1.9(e).

*\*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 C.F.R. § 1.27).*

NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

INDIVIDUAL       SMALL BUSINESS CONCERN       NONPROFIT ORGANIZATION

NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

INDIVIDUAL       SMALL BUSINESS CONCERN       NONPROFIT ORGANIZATION

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small business entity is no longer appropriate. (37 C.F.R. § 1.28(b))


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING Paul D. Yeates

TITLE President

ADDRESS 7450 Tilghman Street Suite 105

Allentown, PA 18106

SIGNATURE 

Date 1-29-02

**EXHIBIT A**

<b>Docket No.</b>	<b>TITLE</b>	<b>INVENTORS</b>	<b>PATENT/ SERIAL NO.</b>	<b>ISSUE/ FILING DATE</b>
053168-5003	Electronic Semiconductor Control of Light in Optical Waveguide	S. Deliwala	09/859,693	05/17/01
053168-5003-01	Integrated Optical/Electronic Circuits and Associated Methods of Simultaneous Generation Thereof	S. Deliwala	09/991,542	11/10/01
53168-500301D1	Optical Coupler Having Evanescent Coupling Region	S. Deliwala	10/074,408	02/12/02
53168-500301D2	Method of Forming Passive Optical Coupling Device	S. Deliwala	10/077,026	02/15/02
53168-500301D4	Shallow Photonic Bandgap Device	S. Deliwala	10/078,972	02/19/02
53168-500301D5	Focusing Mirror and Lens	S. Deliwala	10/078,203	02/19/02
53168-500301D6	Hybrid Active and Electronic Circuit with Evanescent Coupling	S. Deliwala	10/079,668	02/20/02
53168-500301D7	Hybrid Active Electronic and Optical Fabry Perot Cavity	S. Deliwala	10/079,310	02/20/02
53168-500301D8	Hybrid Multiplexer/Demultiplexer	S. Deliwala	10/079,073	02/20/02
053168-5003-02	Anisotropic Etching of Optical Components	S. Deliwala K. Montgomery	09/991,371	11/10/01

053168-5004	Optical Modulator Apparatus and Associated Method	S. Deliwala	09/859,297	05/17/01
053168-5005	Optical Lens Apparatus and Associated Method	S. Deliwala	09/859,647	05/17/01
053168-5006	Optical Deflector Apparatus and Associated Method	S. Deliwala	09/859,239	05/17/01
053168-5007	Optical Filter Apparatus and Associated Method	S. Deliwala	09/859,338	05/17/01
053168-5008	Dynamic Gain Equalizer Apparatus and Associated Method	S. Deliwala	09/859,279	05/17/01
053168-5009	Self-Aligning Modulator Apparatus and Associated Method	S. Deliwala	09/859,769	05/17/01
053168-5010	Programmable Delay Generator Apparatus and Associated Method	S. Deliwala	09/859,321	05/17/01
053168-5011	Polarization Control Apparatus and Associated Method	S. Deliwala	09/859,663	05/17/01
053168-5012	Interferometer Apparatus and Associated Method	S. Deliwala	09/859,786	05/17/01